A lot of questions were asked regarding th C , Verilog as well as System Verilog.Basically they test the approach or that algo of the questions. Basics and fundamentals should be cleared before the interview.