The interview process consisted of four back-to-back technical rounds, each approximately 45 minutes in length. Each round was conducted by a different engineer, and each interviewer focused on a distinct technical domain related to hardware and embedded systems design. logic gate, STA, verilog, C++ and power gating.
