3 rounds on Verilog, C++, Computer Architecture (Processor and cache design), Cache Coherence, Digital Electronics, Set up and Hold Time based problems, Metastability Bit manipulation, Puzzles, CDC issues, algorithms,

A phone interview testing my basic understanding of fundamentals. Testing my experience in a range of things, like schematics, transistor behaviour under different conditions, setup, hold time problems, power grid related questions.