Pregunta de entrevista de Infineon Technologies

Synthesizing given verilog code into netlist/functional blocks