Dependency on clock, synchronous design is controlled by clock and changes occur only if there's negative or positive edge for FFs(ex) whereas asynchornous signals can override anything in its way smthg like reset, set, etc