Pregunta de entrevista de IEC Electronics
Design a basic AND gate using transistor level logic.
Respuesta de la entrevista
Anónimo
4 de nov de 2012
Paralleled NMOS followed by series PMOS
Design a basic AND gate using transistor level logic.
Anónimo
Paralleled NMOS followed by series PMOS